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Introduction:
The use of fractal structures in the design of antennas has been described recently [I ~ 41. Antennas based on the Sierpinski gasket fractal shape (also the Sierpinski triangle) present logperiodic behaviour on both the input parameters and radiation patterns. The aim of this work is two-fold: first, a simple numerical method is introduced to predict the overall frequency behaviour of a fractal antenna or network, and secondly, the method is based on a recursive model which demonstrates that the multiband properties of such a fractal network are tightly linked to the fractal nature of its structure. Also, since the electromagnetic analysis of fractal shapes usually consumers large amounts of memory and computing time, the simple model is also very useful in the design process when extremely fast estimation of the global tendencies is required. The application of such a model to the prediction of the behaviour of a fractal patch antenna is also illustrated.
Iterative network model : The iterative network model is a simple, fast, numerical model that predicts the input parameters (input reflection coefficient and input impedance) of an antenna or circuit whose topology is that of the Sierpinski gasket fractal shape. The model is based on the same recursive principle used to generate fractal structures (iterated function systems, IFSs). An IFS system is a feedback system where the system output is considered as the new system input at the next stage.
This model uses only two basic relations in order to predict the input parameters of the fractal network: the scattering matrix of the initial structure (the initiator in fractal terminology), and the generator constitutive relations that link the [SI matrix of a particular stage of the fractal construction to the [S'] matrix of the next stage.
The procedure for computing the whole scattering matrix is as shown in Fig. 1 . This procedure applies a T[ ] transformation, which characterises the basic algorithm stage, as many times as fractal iterations are used to form the total structure. In this procedure, the output is considered as a new input, except at the beginning of the algorithm where the input is the scattering matrix of the initiator. For an equilateral gasket, the [SI matrix of the initial structure is fully characterised by the parameters a and p (eqn. 1) owing to the reciprocity and symmetry properties:
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The geometry of the basic stage (Fig. l b ) and the form of the scattering matrix (eqn. 1) allow us to deduce the [S'l matrix associated with the basic stage, which is also a three-port network with an [SI matrix equal to eqn. 1 but with parameters a'and 0'. Such parameters and Pn+J are related to those of the previous stage (q and PE) through the equations:
Analogous relations (with a rather involved appearance) for nonequilateral triangle initiators have also been derived [4] . It is interesting to stress that the recursive relations of eqns. 2 and 3 allow us to predict the network behaviour at any iteration stage without an increase in the model complexity, since only two parameters are stored regardless of the number of iterations.
Experimental and computed results:
The usefulness and accuracy of the model are shown through comparison with experimental results (Fig. 3) for the SPK90 patch antenna (Fig. 2) . A symmetrical Y junction of lossy transmission lines was used to model the fractal initiator (Fig. 2) . The reflection coefficient of the SPK90 patch is calculated when the value of the three transmission lines quality factor ((2) is 100 in one case ( Fig. 3a) and 10 in the other (Fig. 3c) . The patch antenna was printed over a Cuclad 250 dielectric substrate (E, = 2.5, h = 1.588mm). Its input reflection coefficient (TJ relative to 50C2 was measured from 200 to 18MHz using an HP8510B. The patch input reflection coefficient is measured for two values of the h parameter (separation between the ground plane and the patch surface), that is h = 1.588mm (Fig. 3b) and h = 14.4" (Fig. 3 4 . For the case where Q = 10, Fig. 3c clearly shows logperiodic behaviour with the logperiod (6) being approximately a factor of two. In contrast, Fig. 30 (Q = 100) does not show logperiodic behaviour as clearly as Fig. 3c . This phenomenon also appears in the measured reflection coefficient (Fig. 3b and 4, i.e. when the value of the h separation increases so that Q of the patch is lowered, the logperiodic behaviour is clearer. Thus, it can be concluded that attenuation (for instance by the radiation process) is important to enhance log-periodic behaviour. The deviation of the experimental results at high frequencies for the low Q case is due to the non-negligible contribution of the coaxial probe for a large separation between the patch and the ground plane. amplitude V,, the maximum K,r, becomes V, + V, -V,, to leave room for noise rejection of amplitude V,. Owing to the switching operation of the charge pump circuit, the noise of the boosting circuit is not transferred to the loop fdter. Therefore, there is no degradation of the jitter characteristics of the 'PLL, which is verified by experimental results to be discussed later.
Charge pump boosting technique for power noise immune high-speed PLL implementation

Kwangho Yoon and Wonchan Kim
A phase-locked i(PLL) with a charge pump boosting technique is described. The technique enables the voltage controlled oscdlator circuit in the PLL to run faster than conventional circuits at low supply voltage. This design method is applicable to PLLs with low jitter, high-,jpeed characteristics in environments with high supply noise.
Introduction:
In a mixed-mode signal environment, the most important problem is tile production of supply noise caused by the switching of digital gates. This makes the design of a high-speed phase-locked (PLL) aith low jitter characteristics very difficult. The most widely used design method for reducing the PLL jitter in such a noisy environment has been to employ a differential voltage controlled oscillator (TKO) with good noise rejection. However, this cannot alleviate the problem of coupling the power supply noise directly to the VCO output node through parasitic capacitances. An attractive approach was proposed recently which attempted to isolate the VCO from the noisy supply. This approach employed a source follower and its effectiveness was demonstrated [I] . However, it suffers from a large voltage drop which results from the source follower severely reducing the maximum operating frequency of the VCO in the PLL. To solve this problem of voltage drop, we propose a charge pump boosting technique. The basic idea of this technique is to reduce the unnecessarily large noise margin of the source follower. Then, the oscillation frequency of the VCO can be increased again. This charge pump boosting technique is applied to a high-speed, low jitter PLL that can be operated with power supply noises of large magnitude. For an effective implementation of such a PLL we also developed a new prechsrge type dynamic phase frequency detector PFD).
Charge pump boosting technique: Fig. 1 shows a A PFD is usually built with a state machine with memory elements such as flip-flops. However, such a static PFD requires many logic gates which limits high-speed operation. More advanced versions use dynamic logic for high-speed operation and small area [3] , but this type of precharge PFD suffers from the drawback of a dead zone in the phase characteristic at the equilibrium point. We propose a dead zone-free, dynamic PFD composed of a minimum number of transistors, as shown in Fig. 2a . This PFD generates an up and down pulse signal of sufficient width when two input phases are locked. Hence, the dead zone is eliminated without the insertion of a delay element in the feedback path of the PFD. The most distinguishing difference in phase characteristic between the conventional PFD and proposed precharge type of PFD is that the phase sensitivity jump occurs at and -n as, shown in Fig. 2b . This phase characteristic of the proposed PFD slightly decreases the locking time of the PLL compared to that using the conventional PFD.
